

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	ON NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/632,241	08/01/2003		Soo Keong Ong	42P16798	3317
8791	7590 10/05/2006			EXAMINER	
	SOKOLOFF T	PATEL, NIKETA I			
SEVENTH F		ART UNIT	PAPER NUMBER		
LOS ANGELES, CA 90025-1030				2181	

DATE MAILED: 10/05/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)	
Office Action Summary		10/632,241	ONG ET AL.	
		Examiner	Art Unit	
		Niketa I. Patel	2181	
The MAILING DATE of Period for Reply	this communication app	ears on the cover sheet	t with the correspondence a	nddress
A SHORTENED STATUTOR WHICHEVER IS LONGER, F - Extensions of time may be available un after SIX (6) MONTHS from the mailin If NO period for reply is specified abov - Failure to reply within the set or extend Any reply received by the Office later the earned patent term adjustment. See 3	FROM THE MAILING DA nder the provisions of 37 CFR 1.13 g date of this communication. e, the maximum statutory period we led period for reply will, by statute, than three months after the mailing	ATE OF THIS COMMU 36(a). In no event, however, may vill apply and will expire SIX (6) No. cause the application to become	NICATION. y a reply be timely filed MONTHS from the mailing date of this a ABANDONED (35 U.S.C. § 133).	
Status				
·— · · ·	2b)⊠ This	action is non-final.	eatters, prosecution as to th	ne merits is
Disposition of Claims				
4) ⊠ Claim(s) <u>1-36</u> is/are pe 4a) Of the above claim(5) ☐ Claim(s) is/are a 6) ⊠ Claim(s) <u>1-36</u> is/are rej 7) ☐ Claim(s) is/are of 8) ☐ Claim(s) are sub	s) is/are withdrawallowed. ected. objected to.	vn from consideration.		
Application Papers				
**	01 August 2003 is/are: t that any objection to the elect(s) including the correct	a)⊠ accepted or b)□ drawing(s) be held in abe ion is required if the draw	yance. See 37 CFR 1.85(a). ing(s) is objected to. See 37 (CFR 1.121(d).
Priority under 35 U.S.C. § 119				
2. Certified copies of3. Copies of the certified	None of: of the priority documents of the priority documents tified copies of the prior the International Bureau	s have been received. s have been received ir ity documents have be ı (PCT Rule 17.2(a)).	n Application No en received in this Nationa	al Stage
Attachment(s)		•		
 Notice of References Cited (PTO-8 Notice of Draftsperson's Patent Dr. Information Disclosure Statement(s Paper No(s)/Mail Date <u>7/25/2006</u>. 	awing Review (PTO-948)	Paper N	w Summary (PTO-413) No(s)/Mail Date of Informal Patent Application	

Art Unit: 2181

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 07/25/2006 has been entered.

Response to Arguments

2. Applicant's arguments with respect to claims 1-36 have been considered but are moot in view of the new ground(s) of rejection.

Claim Objections

- 3. Claims 9-15 and 32-33 are objected to because of the following informalities:
 - a. Claim 9, lines 6-7 reads 'devices that is coupled with a second bus,; and', the comma (',') after the term 'bus' should be deleted. Appropriate correction is required.
 - b. Claims 10-15 and 32-33 depend on claim 9 and therefore inherit the same deficiency.

Appropriate correction is required.

4. Claims 24-30 and 35-36 are objected to because of the following informalities:

Art Unit: 2181

c. Claim 24, lines 4-5 reads 'identifying a standard peripheral device on a first bus to;' the term 'to' after the term 'bus' should be deleted.

d. Claims 25-30 and 35-36 depend on claim 24 and therefore inherit the same deficiency.

Appropriate correction is required.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) The invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 6. Claims 1-2, 4-6, 8-11, 13-14, 16-17, 19-21, 23-26, 28-29 and 35-36 are rejected under 35 U.S.C. 102(b) based upon a public use or sale of the invention. Lin et al. U.S. 6,421,798 B1 (hereinafter 'Lin'.)
- Referring to claim 1, *Lin* teaches a circuit comprising: a first device [see figure 3, element 104, system BIOS] coupled with a first bus [see figure 3, element 330, ISA bus], wherein the first device is not compliant with a standard [see column 4, lines 52-59, System BIOS 104 is ISA compliant], the first device containing data [see column 3, lines 50-55, BIOS code]; a second device [see figure 3, element 114] coupled with a second bus [see figure 3, element 308, PCI bus], wherein the second device is compliant with the standard [see column 4, lines 52-59, Test card 114 is compliant with PCI], the second device to be associated with the data from the first device allow the data to be utilized according to the standard [see column 7,

Art Unit: 2181

lines 4-10, BIOS codes is transferred to the test card memory 320 from the system BIOS 104; Note: the limitation of 'to be associated with' does not provide structural limitation to how the data is associated with the second device]; and a memory [see figure 3, element 106] to receive the data from the first device [see column 6, lines 24-30, BIOS code is loaded into cache 106 from system BIOS 104 by first writing it into memory locations associated with PCI address space.]

- 8. **Referring to claim 2**, *Lin* teaches further comprising a plurality of devices [see figure 3, element 318 and column 4, lines 33-38, several PCI slots for accommodating PCI-compatible adapter cards] coupled with the second bus [see figure 3, element 308, PCI bus], wherein each of the plurality of devices is compliant with the standard [see column 4, lines 33-38, several PCI slots for accommodating PCI-compatible adapter cards], and wherein the plurality of devices includes the second device [see column 4, lines 33-38, PCI test card 114 inserted into one of the PCI slots 318.]
- 9. **Referring to claim 4**, *Lin* teaches wherein the second device comprises a function of a physical device [see figure 3, element 114, test card with memory, CPU and plurality of interfaces.]
- 10. **Referring to claim 5**, *Lin* teaches wherein the first device comprises flash memory [see column 4, lines 66-67 and column 5, lines 1, 'the BIOS flash ROM 104'.]
- 11. **Referring to claim 6**, *Lin* teaches wherein the data comprises an operating [see column 3, lines 14-20, BIOS code which provides boot instructions/ star-up code for computer's basic input/output system.]

12. **Referring to claim 8**, *Lin* teaches wherein the standard comprises a PCI (peripheral component interconnect) specification [see column 4, lines 33-35, PCI], and wherein the second bus is a PCI bus [see figure 3, element 308, PCI bus.]

- 13. **Referring to claim 9**, *Lin* teaches a method comprising: identifying [see column 1, lines 19-29, CPU becomes aware of all the peripheral devices that are part or the system] a peripheral device [see figure 3, element 114, PCI test card] that is coupled with a first bus [see figure 3, element 308, PCI bus], the peripheral device being a standard peripheral device according to a standard [see column 4, lines 33-35, PCI]; associating the standard peripheral device with data [see column 7, lines 4-10, BIOS codes is transferred to the test card memory 320 from the system BIOS 104] of a non-standard peripheral device [see figure 3, element 104, system BIOS] that is coupled with a second bus [see figure 3, element 330, ISA bus]; and dispatching the data of the non-standard device to memory [see figure 3, element 106] as data in accordance with the standard of the standard peripheral device [see column 6, lines 24-30, BIOS code is loaded into cache 106 from system BIOS 104 by first writing it into memory locations associated with PCI address space.]
- 14. **Referring to claim 10**, *Lin* teaches wherein identifying the standard peripheral device comprises choosing the standard peripheral device from a plurality of standard peripheral devices [see figure 3, elements 318, 114] that are coupled with the first bus [see figure 3, element 308 and column 4, lines 33-38, test card 114 is chosen to be used over the other PCI slots 318.]
- 15. **Referring to claim 11**, *Lin* teaches wherein choosing the standard peripheral device comprises pre-selecting the standard peripheral device before commencing operations [see column 4, lines 33-38, test card 114 is pre-selected before sending the data to the test card.]

Art Unit: 2181

16. **Referring to claim 13**, *Lin* teaches wherein the standard comprises a PCI (peripheral component interconnect) specification [see column 4, lines 33-35, PCI.]

- 17. **Referring to claim 14**, *Lin* teaches wherein the data comprises an operating system [see column 3, lines 14-20, boot instructions, interface for to the underlying hardware for the operating system in the form of a library of interrupt handlers.]
- Referring to claim 16, Lin teaches a computer system [see figure 3 and column 4, lines 18. 4-6, PC system] comprising: a processor [see figure 3, element 102, CPU]; a first bus [see figure 3, element 308, PCI bus], the first bus being in compliance with a standard [see column 4, lines 52-59, PCI bus]; a fist device that is not compliant with a standard [see figure 3, element 104, system BIOS], the first device being coupled with a second bus [see figure 3, element 330, ISA bus], the first device containing data [see column 3, lines 50-55, BIOS code]; a plurality of devices in compliance with the standard [see figure 3, elements 318, 114], each of the plurality of devices being coupled with the second bus [see figure 3, elements 318, 114, 308], the plurality of devices including a second device [see figure 3, element 114] to be associated with the data from the first device [see column 7, lines 4-10, BIOS codes is transferred to the test card memory 320 from the system BIOS 104], the processor recognizing the data as being data in accordance with the standard because of the association of the second device with the data [see column 6, lines 24-30, column 7, lines 4-10, column 1, lines 26-29, BIOS code is loaded from 104 to 106 by using the PCI address space of 320, which is then used by the processor 102]; and a memory to receive the data from the first device [see column 6, lines 24-30, BIOS code is loaded into cache 106 from system BIOS 104 by first writing it into memory locations associated with PCI address space].

Art Unit: 2181

- 19. **Referring to claim 17**, *Lin* teaches wherein the computer system is an embedded system [see column 3, lines 41-48, i.e. a special purpose (embedded) computer system.]
- 20. **Referring to claim 19**, *Lin* teaches wherein the plurality of devices includes one or more function of a physical deivce [see figure 3, element 114, test card with memory, CPU and plurality of interfaces.]
- 21. **Referring to claim 20**, *Lin* teaches wherein the first device comprises flash memory [see column 4, lines 66-67 and column 5, lines 1, 'the BIOS flash ROM 104'.]
- 22. **Referring to claim 21**, *Lin* teaches wherein the data comprises an operating system [see column 3, lines 14-20, BIOS code which provides boot instructions/ star-up code for computer's basic input/output system.]
- 23. **Referring to claim 23**, *Lin* teaches wherein the standard comprises a PCI (peripheral component interconnect) specification [see column 4, lines 33-35, PCI.]
- 24. **Referring to claim 24**, *Lin* teaches a machine-readable medium having stored thereon data representing sequences of instructions that, when executed by a processor [see figure 3, element 102, CPU], cause the processor to perform operation comprising: identifying [see column 1, lines 19-29, CPU becomes aware of all the peripheral devices that are part or the system] a standard peripheral device [see figure 3, element 114, PCI test card] on a first bus [see figure 3, element 308, PCI bus] *to*; associating the standard peripheral device with data [see column 7, lines 4-10, BIOS codes is transferred to the test card memory 320 from the system BIOS 104] contained in a non-standard peripheral device [see figure 3, element 104, system BIOS]; and dispatching the data of the non-standard device to memory [see figure 3, element 106] as data in accordance with the standard of the standard peripheral device [see column 6,

Art Unit: 2181

lines 24-30, BIOS code is loaded into cache 106 from system BIOS 104 by first writing it into memory locations associated with PCI address space.]

- 25. **Referring to claim 25**, *Lin* teaches wherein identifying the standard peripheral device comprises choosing the standard peripheral device from a plurality of standard peripheral devices [see figure 3, elements 318, 114] that are coupled with the first bus [see figure 3, element 308 and column 4, lines 33-38, test card 114 is chosen to be used over the other PCI slots 318.]
- 26. Referring to claim 26, *Lin* teaches wherein choosing the standard peripheral device comprises pre-selecting the standard peripheral device before commencing operations [see column 4, lines 33-38, test card 114 is pre-selected before sending the data to the test card.]
- 27. **Referring to claim 28**, *Lin* teaches wherein the standard comprises a PCI (peripheral component interconnect) specification [see column 4, lines 33-35, PCI.]
- 28. **Referring to claim 29**, *Lin* teaches wherein the data comprises an operating system [see column 3, lines 14-20, BIOS code which provides boot instructions/ star-up code for computer's basic input/output system.]
- 29. **Referring to claim 35**, *Lin* teaches wherein the choice of the standard peripheral devices from the plurality of standard peripheral devices is performed by a first controller [see figure 3, element 328] that is coupled with the first bus and the second bus [see figure 3, elements 308, 330 and column 4, lines 52-63, the PCI-to-ISA bridge provides interface from the PIC bus to the ISA bus.]
- 30. **Referring to claim 36**, *Lin* teaches wherein the dispatching of the data to memory [see figure 3, element 106] comprises transferring the data to memory via a second controller [see figure 3, element 304] that is coupled with the memory and the first controller [see figure 3,

element 328 and column 6, lines 24-30, column 7, lines 4-10, column 1, lines 26-29, BIOS code is loaded from 104 to 106 by using the PCI address space of 320.]

Claim Rejections - 35 USC § 103

- 31. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 32. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).
- 33. Claim 22 is rejected under 35 U.S.C. 103(a) as being unpatentable over *Lin* as applied to claim 16 above, and further in view of Powderly et al. U.S. Patent Number: 6,560,641 (hereinafter "*Powderly*".)
- 34. **Referring to claim 22**, *Lin* teaches wherein the data includes a boot loader [see column 3, lines 14-20, 'booting instructions'] however does not teach the boot loader being stored as an

option-ROM for the first device. *Powderly* teaches this limitation [see *Powderly* column 4, lines 37-41] in order to provide additional BIOS level control of certain low-level features.

One of ordinary skill in the art at the time of applicant's invention would have clearly recognized that it is quite advantageous for the system of *Lin* to be able to include BIOS extensions (Option ROM) in order to provide additional BIOS level control of certain low-level features. It is for this reason that one of ordinary skill in the art would have been motivated to implement system of *Lin* with Option-ROM.

- 35. Claims 3, 12, 18, 27 and 31-34 are rejected under 35 U.S.C. 103(a) as being unpatentable over *Lin* as applied to claims 1, 9, 16 and 24 above, and further in view of Ma U.S. Patent App. Pub. Number: 2004/0003297 A1 (hereinafter "Ma".)
- Referring to claims 3, 18, 32, Lin teaches further comprising a controller coupled with the first bus and the second bus [see figure 3, element 328] however does not set forth the limitation of scanning the plurality of standard devices to identify the second device [see figure, element]. Ma teaches to scan the plurality of standard devices to identify the second device [see Ma paragraph 0032-0033, 'enumeration', 'configuration', 'scan the PCI bus'] in order to determine which types of devices are present and enabling these devices for communication.

One of ordinary skill in the art at the time of applicant's invention would have clearly recognized that it is quite advantageous for the system of *Lin* to be able to determine the types of devices that are present and enabling the present device for communication. It is for this reason that one of ordinary skill in the art would have been motivated to implement system of *Lin* to be able to determine device types and enabling the device for communication.

37. **Referring to claims 12, 27**, *Lin* teaches further comprising a controller coupled with the first bus and the second bus [see figure 3, element 328] however does not set forth the limitation of wherein choosing the standard peripheral device comprises scanning the plurality of standard peripheral devices coupled with the first bus to identify a suitable device. *Ma* teaches to scan the plurality of standard devices to identify the second device [see *Ma* paragraph 0032-0033, 'enumeration', 'configuration', 'scan the PCI bus'] in order to determine which types of devices are present and enabling these devices for communication.

One of ordinary skill in the art at the time of applicant's invention would have clearly recognized that it is quite advantageous for the system of *Lin* to be able to determine the types of devices that are present and enabling the present device for communication. It is for this reason that one of ordinary skill in the art would have been motivated to implement system of *Lin* to be able to determine device types and enabling the device for communication.

- 38. **Referring to claims 31, 34,** *Lin* teaches further comprising a second controller [see figure 3, element 304] coupled with the controller [see figure 3, element 328] and the memory [see figure 3, element 106], wherein the memory receives the data via the second controller [see column 6, lines 24-30, column 7, lines 4-10, column 1, lines 26-29, BIOS code is loaded from 104 to 106 by using the PCI address space of 320.]
- 39. **Referring to claim 33**, *Lin* teaches wherein the dispatching of the data to memory [see figure 3, element 106] comprises transferring the data to memory via a second controller [see figure 3, element 304] that is coupled with the memory and the first controller [see figure 3, element 328 and column 6, lines 24-30, column 7, lines 4-10, column 1, lines 26-29, BIOS code is loaded from 104 to 106 by using the PCI address space of 320.]

Art Unit: 2181

40. Claims 7, 15 and 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over *Lin* & *Ma* as applied to claims 6, 14, 29 above, and further in view of Powderly et al. U.S. Patent Number: 6,560,641 (hereinafter "*Powderly*".)

41. **Referring to claims 7, 15, 30**, *Lin* teaches wherein the data includes a boot loader [see column 3, lines 14-20, 'booting instructions'] however does not teach the boot loader being stored as an option-ROM for the first device. *Powderly* teaches this limitation [see *Powderly* column 4, lines 37-41] in order to provide additional BIOS level control of certain low-level features.

One of ordinary skill in the art at the time of applicant's invention would have clearly recognized that it is quite advantageous for the system of *Lin* to be able to include BIOS extensions (Option ROM) in order to provide additional BIOS level control of certain low-level features. It is for this reason that one of ordinary skill in the art would have been motivated to implement system of *Lin* with Option-ROM.

Conclusion

- 42. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
 - e. The following documents have been made record of to further show the state of the art as it pertains to Flash memory with BIOS data connected to both compliant and non-compliant devices:

Art Unit: 2181

- i. Cepulis U.S. Patent Number: 6,397,268 B1
- ii. Nalawadi et al. U.S. Patent Publication No.: 2003/0009654 A1
- f. The following documents have been made record of to further show the state of the art as it pertains to operating system:
 - iii. Newton's Telecom Dictionary, page 536, states that an operating system is a software program, which manages the basic operation of a computer system.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Niketa I. Patel whose telephone number is (571) 272 4156. The examiner can normally be reached on M-F 8:00 A.M. to 5:00 P.M.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Fritz Fleming can be reached on (571) 272 4145. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only.

Art Unit: 2181

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Examiner: Niketa Patel

09/27/2006